•			Docket Number (Optional) BUR920010167US1			Application Number 09/683, 733				
	INFO	RMATION DISCLOSURE		Applicant(s) Aday et al.						
(Use several she(1) if necessary)					Filing Date 02/07/02			Group Art Unit		
		FFR 5 3 500	2 2 2	II C PAT	ENT DOCUMENTS					
•EXAMINER		P. C.	47	U.S. 1 A.		, 			FILING	DATE
DITTAL	REF	DOCUMENT MARETAADEN	DATE		NAME		CLASS SUBCLASS		IF APPROPRIATE	
	·	US20010023418A1	09/2001	Suzuki	et al.		705	400		
SAM	•	US 6,249,776 B1	06/2001	Bajuk e	t al.		705 40			
Dell		5,960,417	09/1999	Pan et a	ı l.		705	400		
								002 11101 2100		
						250	EIA			
•						11	18082	0000		
							JOGN CE	MOLENT		
				ļ		Techn	01031			
-										
	ļ			<u> </u>					<u> </u>	
	FOREIGN PATENT DOCUMENTS									
	REP	DOCUMENT NUMBER	DATE		COUNTRY		CLASS	SUBCLASS	YES	NO NO
										
				 						
	L		İ	OTHER	DOCUMENTS (II	ncludine A	uthor. Title.	Date, Pertinent Pa	ges, Etc.)	
	\neg	P. K. Nag, W. Maly, and Semiconductor Manufac	H. J. Jacobs, "!		·	•			-	
ØX.	W	Semiconductor Manda	turing, vol. 10, l	.o. 2, pp. 4	- 200, May 177	• • •				
	'	R. Ross, J. Bailey, N. At Payback for Higher Yiel	chison, and M. E	ffron, "A	Comprehensive Se	equential ictor Man	Yield Anal	ysis Methodolog Conference, pn.	y and the F 80-86, 199	inancial 9.
	\mathcal{N}	i ajvaca ivi iliguet i iei	-U,	AU	- mater Composite				,	
EXAMINER (1) DATE CONSIDERED (1 0 10 /										
There & Jose										
EXAMINE not conside	R: Initi red. In	al if citation considered, whether c clude copy of this form with next c	er not citation is in communication to	conforman applicant.	ice with MPEP Secti	ion (709; Dr	aw line thro	ugh citation if not	in coaform	ance and

	SIPE	Docket Number (Optional) BUR920010167US1	Application Number 09/683, 733						
INF	FORMATION DISCLOSURE CITATION TO	Applicant(s)							
ı	(Use several sheets if necessary) FEB 2 5 2002	Aday et al.	Group Art Unit						
l	\7, \2/	02/07/02	0.00						
*EXAMINER INITIAL	OTHER DOCUMENTS & Including State or, Title	le, Date, Pertinent Pages, Etc.)							
	C. A. Moritz, D. Yeung, and A. Agarwal, "SimpleFit: A Framework for Analyzing Design Trade-Offs in Raw Architectures, IEEE Transactions on Parallel and Distributed Systems, vol. 12, no. 7, pp. 730-742, July 2001								
SAL									
CXA//	G. A. Allan and A. J. Walton, "Fast Yield Prediction Conference, Session 8: Yield & Testing, pp. 279-287	n for Accurate Costing of ICs," 19 7, 1996.	96 Innovative Systems in Silicon						
SHO!									
CAMA.	nTool Solutions, http://www.ntool.com/ntool/Solution	ons/Cps/Ndiesizer/Ndiesizer.html,	printed October 8, 2001.						
SANO			1						
\sim \sim	"UMC UNVEILS CHIPSIZER: Online Tool Estima http://www.umc.com/english/news/20001030.asp, O	ates Die Size and Silicon Cost,"							
SAN	pttb://www.nmc.comenguamnewa.eooo.co.co.a.e	ctober 30, 2000.	1						
7	The state of the s								
ZXIII.	"UMC Chipsizer" http://eproject.umc.com/dse/, pri	nted October 8, 2001.							
2 4 V									
M	D. N. Maynard, R. J. Rosner, M. L. Kerbaugh, R. A Optimization in a Multi-Technology Multi-Part-Nu	A. Hamilton, J. R. Bentlage, and C. mher Fabricator," 1998 IEEE/SE	. A. Boye, "Wafer Line Productivity MI Advanced Semiconductor						
SIN	Manufacturing Conference, pp. 34-42, 1998.	,							
			<u>~</u> *						
			NED.						
		BECE! SOUS							
	RECEIVED MAR 0 8 2002 Technology Center 2100								
			W Center						
		Technolog.							
	<u> </u>	.45							
·									
EXAMINER	Freday Jelson	DATE CONSIDERED June 8, 8	2016						
	nitial if citation considered, whether or not citation is in conforman	ace with MPEP Section 609; Draw line	e through citation if not in conformance and						